• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    The present invention relates to a transmission and reception apparatus of a high performance serial bus capable of transmitting and receiving both two-phase data signals and four-phase data signals. The present invention selectively transmits two types of currents to two signal lines for data signal transmission of a high performance serial bus to transmit a transmission data signal as a two-phase signal, or selectively flows four types of currents to transmit the transmission data signal. A transmitter for transmitting a four-phase signal; A first receiver for detecting a direction of a current flowing through two signal lines for receiving a data signal of the high performance serial bus, detecting which one of the two-phase signals has been received, and outputting the corresponding signal as a received data signal; A second receiver for detecting the direction of the current flowing through the two signal lines for receiving the data signal of the high-performance serial bus to detect which of the four-phase signal received, and converts the signal in series to output as a received data signal It is provided. Since the present invention can transmit and receive not only two-phase signals but also four-phase signals through high-performance serial buses, the efficiency of expensive high-performance serial buses can be improved by selectively using two-phase signals and four-phase signals in some cases. There is. In addition, the present invention has an effect that can be easily applied to the existing system because the receiving unit for receiving the four-phase signal is modular.
    公开号:KR20000021539A
    申请号:KR1019980040690
    申请日:1998-09-30
    公开日:2000-04-25
    发明作者:천자홍
    申请人:전주범；대우전자 주식회사；
    IPC主号:
    专利说明:

    A transceiver of a high performance serial bus
    The present invention relates to a transceiver for a high performance serial bus, and more particularly, to a transceiver for a high performance serial bus capable of transmitting and receiving both two-phase data signals and four-phase data signals.
    In general, a high-performance serial bus that overcomes the problems of parallel buses has been proposed as the IEEE P1394 standard in order to implement high-speed buses required by computer technology.
    The high performance serial bus is a standard bus standardized by IEEE P1394, and includes an alternate for a parallel backplane bus, a low-cost peripheral bus, or a bus bridge (a). It is designed to be used as a bus bridge.
    These high-performance serial buses are defined as nodes, modules, and units. Nodes are addressable entities that can be reset and recognized independently. A module consists of one or more nodes. A node is a logical addressing concept, whereas a module is a physical package. The node can then be independently reset with an identity ROM and a series of standardized control registers as logical entities with unique addresses. The address space provided by a node may be mapped to one or more units. A unit is a logical object, like a disk controller, that corresponds to its own I / O driver software.
    More detailed information on the high performance serial bus is described in the IEEE P1394 standard publication issued in November 1995.
    1 is a diagram illustrating a cable interface of a general high performance serial bus, wherein the cable medium comprises two pairs of conductor cables (TPA, TPB) for transmitting and receiving data signals and strobe signals and a pair of cables (VP, VG) for power supply. Is done. Here, the meanings of the signal lines TPA, TPB, VP, and VG are shown in Table 1 below.
    number Signal name Contents One VP Cable power 2 VG Cable ground 3 TPB Receive strobe signal or send data signal 4 TPA Receive data signal or send strobe signal
    FIG. 2 is a schematic configuration diagram of a transceiver for a high performance serial bus according to the prior art, and the transceiver is provided on two pairs of signal lines TPA and TPB for transmitting and receiving data signals and strobe signals of the high performance serial bus shown in FIG. Each has a transmitter 10 and a receiver 20 connected thereto.
    The transmitter 10 selectively transmits two types of currents shown in Table 2 below through a pair of signal lines TPB for data signal transmission among two pairs of signal lines TPA and TPB provided in a high performance serial bus. Transmit the signal Data_Tx as a two-phase signal of '0' or '1', and selectively transmit two types of currents shown in Table 2 to the other pair of signal lines TPA to transmit the transmission strobe signal Strb_Tx. Transmit with two-phase signal of '0' or '1'.
    The receiving unit 20 detects the direction of current flowing through a pair of signal lines TPA for receiving a data signal among two pairs of signal lines TPA and TPB provided in a high performance serial bus, so that two phase signals, '0' and ' After detecting which one of the signals is inputted, the signal is output as the received data signal Data_Rx, and the direction of the current flowing through the pair of signal lines TPB for receiving the strobe signal is detected so that '0' and '1' are detected. After detecting which signal is inputted, the signal is output as the received strobe signal Strb_Rx.
    For example, the two-phase signal may be determined as shown in Table 2 below or vice versa depending on the direction of the current flowing through the pair of signal lines TPA or TPB.
    Direction of current TPA (TPB) → ← ← → 2-phase signal 0 One
    Referring to the operation of the transceiver according to the prior art configured as described above in more detail.
    First, when information is to be transmitted to a counterpart system (not shown in the drawing), the transmitter 10 transmits a pair of signal lines (TPB) for data signal transmission of a high performance serial bus according to the system clock. The transmission data signal Data_Tx is transmitted as a two-phase signal of '0' or '1' by selectively flowing various kinds of currents, and at the same time, a pair of signal lines TPA for transmitting strobe signals are also shown in Table 2 above. The two types of currents are selectively flowed to transmit the transmission strobe signal Strb_Tx as a two-phase signal of '0' or '1' to the counterpart system.
    Thereafter, the receiver of the counterpart system (not shown in the drawing but identical to the receiver 20 shown in FIG. 2) is a data signal transmitted by the transmitter 10 through a pair of signal lines TPA provided in the high performance serial bus. And a strobe signal transmitted by the transmitter 10 through another pair of signal lines TPB.
    Second, in case of receiving the information transmitted from the counterpart system, the receiving unit 20 senses the direction of the current flowing through the pair of signal lines TPA for receiving the data signal of the high performance serial bus, thereby detecting two-phase signals, that is, '0' and ' After detecting which one of the signals is received, the signal is output as the received data signal Data_Rx, and at the same time, the direction of the current flowing through the pair of signal lines TPB for receiving the strobe signal is detected and '0'. After detecting which signal is received and '1', the signal is output as the received strobe signal Strb_Rx.
    When the two-phase signal is transmitted and received by passing positive and negative currents through two signal lines TPA or TPB as described in the above-described art, it is possible to have a strong resistance against noise and the like even in the worst case. have.
    However, when transmitting and receiving a two-phase signal using two signal lines as in the prior art, the transmission speed of data is relatively low, so when a high performance serial bus is installed in a short distance or a place with relatively low external noise, an expensive high performance serial bus is used. There was a problem that efficiency is not properly utilized.
    Accordingly, the present invention allows four types of currents to flow through a pair of signal lines, that is, two signal lines, for transmitting and receiving data signals of a high performance serial bus. The purpose of the present invention is to provide a transceiver for a high performance serial bus that can improve efficiency.
    In order to achieve the above object, a high performance serial bus transmission and reception apparatus according to the present invention is a high performance serial bus having four signal lines for transmitting and receiving data signals and strobe signals, for transmitting data signals of the high performance serial bus. A transmitter for selectively transmitting two types of currents through two signal lines to transmit a transmission data signal as a two-phase signal, or selectively transmitting four types of currents to transmit the transmission data signal as a four-phase signal; A first receiver for detecting a direction of a current flowing through two signal lines for receiving a data signal of the high performance serial bus, detecting which one of the two-phase signals has been received, and outputting the corresponding signal as a received data signal; A second receiver for detecting the direction of the current flowing through the two signal lines for receiving the data signal of the high-performance serial bus to detect which of the four-phase signal received, and converts the signal in series to output as a received data signal Characterized in that provided.
    The second receiver includes two buffers for storing one bit each of two bit data signals corresponding to directions of current flowing through two signal lines for receiving data signals of the high performance serial bus, respectively. It is desirable to have a parallel-to-serial converter for outputting data signals one by one.
    1 is a view showing a cable interface of a typical high performance serial bus,
    2 is a schematic configuration diagram of a transceiver of a high performance serial bus according to the prior art;
    3 is a schematic structural diagram of a transceiver for a high performance serial bus according to an embodiment of the present invention;
    4 is a diagram illustrating some components of the second receiver illustrated in FIG. 3.
    <Description of the symbols for the main parts of the drawings>
    110: transmitter 120: first receiver
    130: second receiving unit 131, 132: buffer
    133: parallel-to-serial converter
    Data_Tx: Transmission Data Signal Strb_Tx: Transmission Strobe Signal
    Data_Rx: Receive Data Signal Strb_Rx: Receive Strobe Signal
    TPA, TPB: Signal line for transmitting and receiving data signal and strobe signal
    Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
    3 is a schematic configuration diagram of a transceiver for a high performance serial bus according to an embodiment of the present invention, wherein the transceiver is a pair of signal lines (TPA) for transmitting and receiving data signals and strobe signals of the high performance serial bus shown in FIG. And a transmitter 110, a first receiver 120, and a second receiver 130 connected to the TPB, respectively.
    The transmitter 110 selectively transmits two types of currents shown in Table 2 to a pair of signal lines TPB for transmitting a data signal among two pairs of signal lines TPA and TPB provided in a high performance serial bus. Transmit the signal Data_Tx as a two-phase signal of '0' or '1'; The four types of currents shown in Table 3 below are selectively flowed through the pair of signal lines TPB for transmitting the data signals, so that the transmission data signal Data_Tx is '00', '01', '10' or '11'. 4 phase signals, and selectively transmits the two types of currents shown in Table 2 to the remaining pair of signal lines TPA, and transmits the strobe signal Strb_Tx as a two phase signal of '0' or '1'. Send.
    Direction of current TPA (TPB)→→←← →←→← 4-phase signal0 00 11 01 1
    The first receiver 120 senses a direction of a current flowing through a pair of signal lines TPA for receiving a data signal of a high performance serial bus, and determines whether two-phase signals, that is, '0' and '1', are input. After the detection, the signal is output as the received data signal Data_Rx1, and the direction of the current flowing through the pair of signal lines TPB for receiving the strobe signal is detected to detect which one of '0' and '1' is input. The signal is then output as the received strobe signal Strb_Rx.
    The second receiver 130 senses a direction of a current flowing through a pair of signal lines TPA for receiving a data signal of a high performance serial bus, and thus detects a 4-phase signal, that is, '00', '01', '10' or '11. After detecting which signal is inputted, convert the signal into a serial signal and output the received data signal Data_Rx2, and detect the direction of the current flowing through the pair of signal lines TPB for strobe signal reception. After detecting which one of and '1' is input, the signal is output as the received strobe signal Strb_Rx.
    More specifically, as illustrated in FIG. 4, the second receiver 130 may have two values of '0' or '1' corresponding to directions of current flowing through a pair of signal lines TPA for receiving data signals of a high performance serial bus. Two buffers 131 and 132 for storing bit data signals one bit each, and a parallel-to-serial converter 133 for sequentially outputting data signals stored in the two buffers 131 and 132 one by one. .
    Referring to the operation of the transceiver according to the embodiment of the present invention configured as described above in more detail.
    First, when information is to be transmitted to a counterpart system (not shown in the drawing), the transmitter 110 transmits a pair of signal lines (TPB) for data signal transmission of a high performance serial bus according to the system clock. Selectively transmits a kind of current to transmit the transmission data signal Data_Tx as a two-phase signal of '0' or '1'. The four types of currents shown in Table 3 are selectively flowed through the pair of signal lines TPB for transmitting the data signals, so that the transmission data signal Data_Tx is '00', '01', '10' or '11'. Transmits the strobe signal Strb_Tx by '0' or 'by selectively transmitting two types of currents shown in Table 2 to the pair of signal lines TPA for strobe signal transmission. The signal is transmitted to the counterpart system as 1 '2-phase signal.
    In the above, the transmitter 110 transmits the transmission data signal Data_Tx as a two-phase signal or a four-phase signal according to a protocol with the counterpart system.
    Thereafter, the receiver of the counterpart system receives a data signal transmitted by the transmitter 110 through a pair of signal lines TPA provided in the high performance serial bus, and the transmitter 110 receives another signal pair through the pair of signal lines TPB. Receive the transmitted strobe signal.
    Second, in case of receiving the information transmitted from the counterpart system, the first receiver 120 senses the direction of the current flowing through the pair of signal lines TPA for receiving the data signal of the high performance serial bus, thereby detecting the two-phase signal, that is, '0'. After detecting which one of '1' and '1' is received, the signal is output as a received data signal (Data_Rx1), and at the same time, the direction of current flowing through a pair of signal lines (TPB) for strobe signal reception is detected. After detecting which one of the signal '0' and '1' is received, the signal is output as the received strobe signal Strb_Rx.
    In addition, the second receiver 130 senses the direction of the current flowing through a pair of signal lines (TPA) for receiving a data signal of a high-performance serial bus to detect a four-phase signal, that is, '00', '01', '10' or ' After detecting which one of 11 'signals has been received, the signal is converted in series and output as a received data signal Data_Rx2.At the same time, the direction of current flowing through a pair of signal lines TPB for strobe signal reception is detected. After detecting which one of '0' and '1' is received, the signal is output as the received strobe signal Strb_Rx.
    In the above, the first receiver 120 and the second receiver 130 selectively operate according to the protocol of the counterpart system. That is, the first receiving unit 120 is selected when transmitting and receiving information in the form of a two-phase signal with the counterpart system, and the second receiving unit 130 is selected when transmitting and receiving information in the form of a four-phase signal with the counterpart system. do.
    In the above, when information is transmitted and received with the four-phase signal to the counterpart system, the data transmission speed is greatly increased than when transmitting and receiving information with the two-phase signal. This means that when a data signal is transmitted or received as a two-phase signal, one bit of the data signal is transmitted at one time (one clock), while a two-bit data signal is transmitted at one time (one clock) when the data signal is transmitted and received as a four-phase signal. Because it becomes.
    On the other hand, in the case of transmitting and receiving information with the four-phase signal to the other side system, when the high-performance serial bus is installed in a place where the resistance to noise is slightly lower than the case of transmitting or receiving information by the two-phase signal, but a short distance or relatively less external noise It doesn't matter.
    As a result, when the high performance serial bus is installed in a short distance or a place with relatively low external noise, the present invention transmits and receives information with a 4-phase signal to the counterpart system to increase data transmission speed, and the high performance serial bus has a long distance or relatively high external noise. When installed in a location, it is possible to improve the efficiency of high-performance serial buses by improving the data transmission quality by transmitting and receiving information with a two-phase signal with the partner system.
    As described above, the present invention can transmit and receive not only two-phase signals but also four-phase signals through high-performance serial buses, thereby improving efficiency of expensive high-performance serial buses by selectively using two-phase signals and four-phase signals. It has an effect.
    In addition, the present invention has an effect that can be easily applied to the existing system because the receiving unit for receiving the four-phase signal is modular.
    权利要求:
    Claims (2)
    [1" claim-type="Currently amended] A high performance serial bus having four signal lines for transmitting and receiving data signals and strobe signals,
    Two types of currents are selectively flowed on two signal lines for data signal transmission of the high performance serial bus to transmit a transmission data signal as a two-phase signal, or four types of currents are selectively flowed to transmit the four phases of the transmission data signal. A transmitter for transmitting as a signal;
    A first receiver for detecting a direction of a current flowing through two signal lines for receiving a data signal of the high performance serial bus, detecting which one of the two-phase signals has been received, and outputting the corresponding signal as a received data signal;
    A second receiver for detecting the direction of the current flowing through the two signal lines for receiving the data signal of the high-performance serial bus to detect which of the four-phase signal received, and converts the signal in series to output as a received data signal High-performance serial bus transceiver, characterized in that the provided.
    [2" claim-type="Currently amended] The method of claim 1,
    The second receiver includes two buffers each storing one bit each of two bit data signals corresponding to directions of current flowing through two signal lines for receiving data signals of the high performance serial bus.
    And a parallel-to-serial converter for sequentially outputting data signals stored in each of the two buffers one by one.
    类似技术:
    公开号 | 公开日 | 专利标题
    JP3842792B2|2006-11-08|Node for communication system
    US5617547A|1997-04-01|Switch network extension of bus architecture
    US5629685A|1997-05-13|Segmentable addressable modular communication network hubs
    US7456650B2|2008-11-25|Memory system with stable termination of a pair of differential signals transmitted via a pair of transmission lines
    EP0226632B1|1991-01-30|A packet switching network with multiple packet destinations
    JP3806183B2|2006-08-09|Data communication system and method
    US4337465A|1982-06-29|Line driver circuit for a local area contention network
    JP3159144B2|2001-04-23|Transmitter / receiver circuit
    US5592510A|1997-01-07|Common mode early voltage compensation subcircuit for current driver
    EP1533709B1|2008-05-07|Data communication method, electronic apparatus, and physical-layer-control integrated circuit
    JP4071868B2|2008-04-02|Data transmission device
    US5299193A|1994-03-29|Signal interface for coupling a network front end circuit to a network adapter circuit
    DE69914393T2|2004-07-01|Pseudo-differential signaling scheme from several agents
    CN1108671C|2003-05-14|Multiprotocol directed infrared communication controller
    JP4326939B2|2009-09-09|Parallel data communication with data group without skew tolerance
    EP1429340B1|2013-04-10|Memory system having two-way ring topology and memory device and memory module for ring topology memory system
    US5444740A|1995-08-22|A ternary signal transmission circuit and method
    DE69332804T2|2004-02-05|Method and device for the nrz data signal transmission by an insulation barrier in a interface between neighbor devices on a bus
    US5579486A|1996-11-26|Communication node with a first bus configuration for arbitration and a second bus configuration for data transfer
    US5758073A|1998-05-26|Serial interface between DSP and analog front-end device
    JP4671688B2|2011-04-20|Memory system comprising a memory module having a path for transmitting high-speed data and a path for transmitting low-speed data
    US7328399B2|2008-02-05|Synchronous serial data communication bus
    US4412326A|1983-10-25|Collision avoiding system, apparatus and protocol for a multiple access digital communications system including variable length packets
    EP1303100B1|2011-06-29|Interface apparatus
    US6847617B2|2005-01-25|Systems for interchip communication
    同族专利:
    公开号 | 公开日
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    法律状态:
    1998-09-30|Application filed by 전주범, 대우전자 주식회사
    1998-09-30|Priority to KR1019980040690A
    2000-04-25|Publication of KR20000021539A
    优先权:
    申请号 | 申请日 | 专利标题
    KR1019980040690A|KR20000021539A|1998-09-30|1998-09-30|Transmitting/receiving device of serial bus with high efficiency|
    [返回顶部]